

IN THE SPECIFICATION:

Please replace the paragraph beginning at line 24 of page 1 with the following rewritten paragraph:

-- One of the rendering methods is polygon rendering. In this method, a three-dimensional model is expressed as a composite of triangular unit graphics (polygons). By drawing the polygons as units, the colors of the pixels of the display screen are decided. --

Please replace the paragraph beginning at line 17 of page 26 with the following rewritten paragraph:

-- The operation sub-blocks 203<sub>1</sub> to 203<sub>8</sub> perform the above blending and output the (R, G, B,  $\alpha$ ) data S203<sub>1</sub> to S203<sub>8</sub> only when results of the level detection of the val data S220<sub>1</sub> to S220<sub>8</sub> by the clock enablers 213<sub>1</sub> to 213<sub>8</sub> are "1." --

Please replace the paragraph beginning at line 23 of page 26 with the following rewritten paragraph:

-- The operation block 204 has the operation sub-blocks 204<sub>1</sub> to 204<sub>8</sub> and performs a z-comparison for the input (R, G, B,  $\alpha$ ) data S203<sub>1</sub> to S203<sub>8</sub> by using the content of the z-data stored in the z-buffer 22. When the image drawn by the (R, G, B,  $\alpha$ ) data S203<sub>1</sub> to S203<sub>8</sub> is positioned closer to the viewing point than the image drawn in the display buffer 21 the previous time, the operation block 204 updates the z-buffer 22 and

outputs the (R, G, B,  $\alpha$ ) data S203<sub>1</sub> to S203<sub>8</sub> as the (R, G, B,  $\alpha$ ) data S204<sub>1</sub> to S204<sub>8</sub> to the operation sub-blocks 205<sub>1</sub> to 205<sub>8</sub> of the operation block 205. --

---

Please replace the paragraph beginning at line 15 of page 27 with the following rewritten paragraph:

-- The operation block 205 has the operation sub-blocks 205<sub>1</sub> to 205<sub>8</sub>, blends the (R, G, B,  $\alpha$ ) of the data S204<sub>1</sub> to S204<sub>8</sub> and the (R, G, B) data already stored in the display buffer 21 by the blending ratio indicated in the  $\alpha$  data included in the (R, G, B,  $\alpha$ ) data S204<sub>1</sub> to S204<sub>8</sub>, and writes the blended (R, G, B) data S205<sub>1</sub> to S205<sub>8</sub> in the display buffer. --

---

Please replace the paragraph beginning at line 25 of page 29 with the following rewritten paragraph:

-- Here, a case of, for example, simultaneous processing on 8 pixels in a block 31 shown in Fig. 12 will be considered. In this case, the val data S220<sub>1</sub>, S220<sub>2</sub>, S220<sub>3</sub>, S220<sub>5</sub>, and S220<sub>6</sub> indicate "0" and the val data S220<sub>4</sub>, S220<sub>7</sub>, and S220<sub>8</sub> indicate "1." --

---

Please replace the paragraph beginning at line 8 of page 30 with the following rewritten paragraph:

-- Then in the clock enablers 210<sub>1</sub> to 210<sub>8</sub>, the levels of the respective val data

S220<sub>1</sub> to S220<sub>8</sub> are detected. Specifically, "1" is detected in the clock enablers 210<sub>4</sub>, 210<sub>7</sub>, and 210<sub>8</sub> and "0" is detected in the clock enablers 210<sub>1</sub>, 210<sub>2</sub>, 210<sub>3</sub>, 210<sub>5</sub>, and 210<sub>6</sub>. --

---

Please replace the paragraph beginning at line 25 of page 30 with the following rewritten paragraph:

b7  
-- Next, the clock enablers 211<sub>1</sub> to 211<sub>8</sub> of the operation sub-blocks 201<sub>1</sub> to 201<sub>8</sub> detect the levels of the respective val data S220<sub>1</sub> to S220<sub>8</sub>. --

---

Please replace the paragraph beginning at line 10 of page 31 with the following rewritten paragraph:

b8  
-- On the other hand, no operation is performed in the operation sub-blocks 201<sub>1</sub>, 201<sub>2</sub>, 201<sub>3</sub>, 201<sub>5</sub>, and 201<sub>6</sub>. --

---

Please replace the paragraph beginning at line 8 of page 32 with the following rewritten paragraph:

b9  
-- Next, the clock enablers 213<sub>1</sub> to 213<sub>8</sub> of the operation sub-blocks 203<sub>1</sub> to 203<sub>8</sub> detect the levels of the respective val data S220<sub>1</sub> to S220<sub>8</sub>. --

---

Please replace the paragraph beginning at line 11 of page 32 with the following rewritten paragraph:

b10  
-- Then, based on the detection results, only the operation sub-blocks 203<sub>4</sub>, 203<sub>7</sub>,

b10 and 203<sub>8</sub> blend the texture data (R, G, B,  $\alpha$ ) S202<sub>4</sub>, S202<sub>7</sub>, and S202<sub>8</sub> input from the operation block 202 and the (R, G, B) data included in the DDA data S11 from the triangle DDA circuit 11 by the blending ratio indicated by the  $\alpha$  data (texture  $\alpha$ ) included in the (R, G, B,  $\alpha$ ) data S202<sub>4</sub>, S202<sub>7</sub>, and S202<sub>8</sub> to generate the blended data (R, G, B). --

---

Please replace the paragraph beginning at line 14 of page 36 with the following rewritten paragraph:

b11 -- Here, the DDA set-up circuit 10, the texture engine circuit 12, the CRT controller circuit 14, the RAMDAC circuit 15, the DRAM 16, and the SRAM 17 are the same as those explained in the first embodiment. --

---

Please replace the paragraph beginning at line 6 of page 44 with the following rewritten paragraph:

b12 -- The operation block 500 has operation sub-blocks 501<sub>1</sub> to 500<sub>8</sub> and receives as input the DDA data S11 from the triangle DDA circuit 11 shown in Fig. 7. --

---

Please replace the paragraph beginning at line 9 of page 44 with the following rewritten paragraph:

b13 -- The operation sub-blocks 501<sub>1</sub> to 500<sub>8</sub> detect the levels of the val data S220<sub>1</sub> to S220<sub>8</sub> included in the DDA data S11 in the respective clock enablers 510<sub>1</sub> to 510<sub>8</sub> and

*B13* perform the z-comparison when the level is "1" (when the pixel is inside a triangle being processed), while do not perform the z-comparison when the level is not "1." --

Please replace the paragraph beginning at line 6 of page 47 with the following rewritten paragraph:

*B14* -- The operation block 503 has operation sub-blocks 503<sub>1</sub> to 503<sub>8</sub>, outputs a read request including the texture coordinate data (u, v) generated in the operation block 502 to the SRAM 17 or DRAM 16 via the memory I/F circuit 13, and reads the texture data stored in the SRAM 17 or the texture buffer 20 via the memory I/F circuit 513 to obtain the (R, G, B,  $\alpha$ ) data S17 stored in the texture address corresponding to the (u, v) data. --

Please replace the paragraph beginning at line 7 of page 49 with the following rewritten paragraph:

*B15* -- First, the clock enablers 510<sub>1</sub> to 510<sub>8</sub> of the operation sub-blocks 500<sub>1</sub> to 500<sub>8</sub> detect the levels of the val data S220<sub>1</sub> to S220<sub>8</sub> included in the DDA data S11. When the detected level is "1" (when the pixel is inside the triangle being processed), the z-comparison is performed. --

Please replace the paragraph beginning at line 2 of page 52 with the following rewritten paragraph:

-- Next, in the clock enablers 515<sub>1</sub> to 515<sub>8</sub> of the operation sub-blocks 505, to 505<sub>8</sub>, the levels of the val data S220<sub>1</sub> to S220<sub>8</sub> and S500a<sub>1</sub> to S500a<sub>8</sub> are detected. Only when both of the levels are "1," the (R, G, B,  $\alpha$ ) data S504<sub>1</sub> to S504<sub>8</sub> and the (R, G, B) data already stored in the display buffer 21 are blended by the blending ratio indicated by the  $\alpha$  data included in the respective (R, G, B,  $\alpha$ ) data S504<sub>1</sub> to S504<sub>8</sub>. The blended (R, G, B) data S505<sub>1</sub> to S505<sub>8</sub> are written in the display buffer 21. --

B16

Please replace the paragraph beginning at line 5 of page 53 with the following rewritten paragraph:

-- For example, in the above second embodiment, as shown in Fig. 6, an example was given of the case where 8 pixels of data were simultaneously processed in the operation blocks of the texture engine circuit 12 and the memory I/F circuit 413. However, as shown in Fig. 9, 1 pixel of data may be processed in the operation blocks as well. --

B17

Please replace the paragraph beginning at line 18 of page 53 with the following rewritten paragraph:

-- Also, in the above third embodiment, as shown in Fig. 8, an example was given of the case where 8 pixels of data were simultaneously processed in the operation blocks of the texture engine circuit 512 and the memory I/F circuit 513. However, as shown in

B18